9/20/2011

The DDR PHY Interface Technical Group released the preliminary DFI 3.0 specification for interfacing between DDR4 memory controllers and physical layer chips. The spec anticipates data exchange rates of up to 3.2 gigabits per second per pin, which would be about 50% faster than current DDR3 memories.

Full Story:
EE Times

Related Summaries